

# AMD UMA/PX Schematics

## AMD Gardenia 15h 16h FP4 Package AMD Geo GPU Family Exo Pro S3 Package SB

APM	APM-69
Functional Data sheet	53556
EDS	53083
BKDG 15h	50742
Motherboard Design Guide	53554
Motherboard Schematic Checklist	53537
Exo Databook	54766
Exo SCL	52595

VDDCR_CPU	1V_CPU_CORE
VDDCR_NB	APU_VDDNB
VDDCR_GFX	VDDGFX_CORE
VDDIO_MEM_S3	1D35V_CPU_VDDQ_S3
VDDP	0D95V_S0
VDDP_GFX	0D95V_GFX_S0
VDDP_S5	0D95V_S5
VDD18	1D8V_S0
VDD_18_S5	1D8V_S5
VDD_33	3D3V_S0
VDD_33_S5	3D3V_S5
VDDIO_AUDIO	1D5V_S0
VDDBT_RTC_G	1P5V_LPS_APU

### The definition of Property:

#### CZ: Carrizo

- AMD Family 15h Models 60h-6Fh Processor (BKDG)
- AMD FP4 APU (Functional Datasheet)

#### CZ: Carrizo-L

- AMD Family 16h Models 30h-3Fh Processor (BKDG)
- AMD FP4 APU (Functional Datasheet)

PWR CZ: for external "1D2V\_GFX\_CORE" power.

CZ ->Mount

CZL->Unmount

EXO: Mount for EXO GPU

MESO: Mount for MESO GPU

PX PEG CZ/CZL: Mount for CZ+EXO GPU,it's for DIG,not UMA

PX PEG CZ: Mount for CZ CPU+MESO GPU for DIG,no UMA

DP SW: mount it and it's for DP switch( DVI to VGA/HDMI)

Non-DP SW: Unmount if there is no DP switch

DP SW\_I2C:DP switch IIC mode.

DP SW\_Pin: DP switch Pin mode

IOAC: There is IOAC function

NON-IOAC: There is no IOAC function

TS\_I2C\_CZ: Touch panel IIC mode for CZ.

TS\_I2C\_CZL: Touch panel IIC mode for CZL.

TS\_USB\_CZ: Touch panel connects to CZ processor.

TPM: Mount it if there is TPM function.

DC PERFECT: just for CZ processor+ MESO GPU.

LPC: OP MODE

LAB: for LAB debug

DY: Unmount

ZZ : Remove

CZL MUA 455.04Z01.M018

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size

A4

Document Number

**Franky CZ/CZ-L**


Rev

**-3**

Date: Tuesday, May 12, 2015

Sheet 1 of 105


# Board Block Diagram








LT415L LT415C	4PD03N010001	CHARGER	
LC415L LC415C	4PD03R010001	HPA02224RGRR	44
LC515L LC515C	4PD03S010001	INPUTS	OUTPUTS
Main Board	14235	19V_DCBATOUT	BT-
IO Board	14882		
GSensor + Hall Sensor BD	14875	SYSTEM DC/DC	RT6575BQW
Hall Sensor Board	14876	INPUTS	OUTPUTS
		19V_DCBATOUT	35 39 55
		CPU DC/DC	RT8179CGQW
		INPUTS	OUTPUTS
		19V_DCBATOUT	1V_CPU_CORE
		CPU DC/DC	RT8179CGQW
		INPUTS	OUTPUTS
		19V_DCBATOUT	VDD6FX_CORE
		SYSTEM DC/DC	APL5337KAT
		INPUTS	OUTPUTS
		19V_DCBATOUT	02775V_55
		SYSTEM DC/DC	TP551716RUKR
		INPUTS	OUTPUTS
		19V_DCBATOUT	035V_CPU_VDDQ_S3
			06475V_50
		SYSTEM DC/DC	AOZ1268QI
		INPUTS	OUTPUTS
		19V_DCBATOUT	0295V_55
		SYSTEM DC/DC	RT8509GQW
		INPUTS	OUTPUTS
		5V_50	15V_LCD
		SYSTEM DC/DC	ISL6271HRTZ-T
		INPUTS	OUTPUTS
		19V_DCBATOUT	1V_V64CORE_50
		Switches	40 86
		INPUTS	OUTPUTS
		APU_VDDNB	VDDCR_FCH_55
		02775V_55	3D3V_VGA_50
		3D3V_50	3D3V_VGA_50
		1D8V_50	1D8V_VGA_50
		0D95V_50	0D95V_VGA_50
		1D35V_CPU_VDDQ_S3	1D35V_VGA_50
		PCBA Layer	
		L1 TOP	L4 Signal
		L2 VCC	L3 GND
		L3 Signal	L6 Bottom

P. GPP CLK port	Device	CLKREQ#
0	LAN+CR	0
1	LAN+CR	1
2	LAN+CR	2
3	LAN+CR	3

### 20141208 SB




### 20141208 SB




### LAN+CR




### WIFI



### dGPU



### GFX & GPP, 85Ω



CARRIZO-L-GP  
071.FUSIN.000  
CPU BOM CTRL  
x4 link connection (TX/RX)  
APU VGA or APU VGA

	0	1	2	3
0	0	0	0	3
1	1	1	1	2
2	2	2	2	1
3	3	3	3	0

### 3.2 PCI Express® Bus Interface

For more information on signal definitions and electrical requirements, refer to the PCI Express® Card Electromechanical 3.0 Specifications and PCI Express Base 3.0 Specifications.

Note:  
 \* "Meso" supports >8 lane reversal, where the receivers on lanes 0 to 7 of the graphics endpoint are mapped to the transmitter on lanes 7 down to 0 of the root complex. If >8 lane reversal is employed, both the receive and transmit lanes must be reversed. In addition, polarity inversion is supported, such as when the + of the differential pair is connected to the - at the root complex.  
 \* 220-nF AC-coupling capacitors are required.  
 See 53554 MB Design Guide page.23

### 3.5 AMD Carrizo & Carrizo-L


AMD Carrizo	AMD Carrizo-L	Acer 2015
PCIe Port0	PCIe Port0	LAN + CR
PCIe Port1	PCIe Port1	WIFI
PCIe Port2	PCIe Port2	M.2 SSD (PCIeX2)
PCIe Port3	PCIe Port3	
SATA0	SATA0	HDD
SATA1	SATA1	ODD
USB2 Port0	USB2 Port0	USB 2 (I/O)
USB2 Port1	USB2 Port1	REP
USB2 Port2	USB2 Port2	IR
USB2 Port3	USB2 Port3	GR (USB) / EP / Sensor Hub
USB2 Port4 / USB3 Port0	USB2 Port4	BT
USB2 Port5 / USB3 Port1	USB2 Port5	CEC
USB2 Port6 / USB3 Port2	USB2 Port6 / USB3 Port2	USB 3 (I/O)
USB2 Port7 / USB3 Port3	USB2 Port7 / USB3 Port3	USB 3 (I/O)
PEG Port0	PEG Port0	
PEG Port1	PEG Port1	
PEG Port2	PEG Port2	
PEG Port3	PEG Port3	
PEG Port4	N/A	
PEG Port5	N/A	
PEG Port6	N/A	
PEG Port7	N/A	

Table 48. Component Table—PCIe to Connector

Ref	Value <sup>1,2</sup>	Tolerance	Package	Placement Location
C <sub>coupling</sub>	PCIe Gen <sup>3</sup> Allowable Range: 170 to 265 nF Recommended Value: 220 nF PCIe Gen <sup>2</sup> Allowable Range: 75 to 200 nF Recommended Value: 100 nF	10%	0402	Place as pairs <sup>3,4</sup>

Note:  
 1. Capacitor material is X7R.  
 2. When both Gen<sup>2</sup> and Gen<sup>3</sup> devices will be supported use the Gen<sup>3</sup> recommended value of 220 nF.  
 3. Placing capacitors as pairs requires traces to be length matched.  
 4. The AC-coupling capacitors for each pair should be placed as a pair within 0.889 mm of each other. See PCIe AC-Coupling Capacitors for more details.

CZ= EXO+MESO  
CZL= EXO



PX PEG MLCC  
 APU Type I (CZ) support Gen3 0D22UF = 220nF ( 16 EA )  
 APU Type II (CZ-L) support Gen2 0D1UF = 100nF ( 8 EA )

CZL MUA 455.04201.M018

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

DDR3



APU Type 2 does not support Channel A

ADD, CMD, CTL, 40Ω  
 DQ, 50Ω  
 Misc. 40~60Ω  
 DDR CLK, 72Ω  
 DQS, 80Ω

ADD and CLK on the sam layer

12 M\_A\_A[15..0]

- M A A0 AE28
- M A A1 Y27
- M A A2 Y29
- M A A3 Y26
- M A A4 W28
- M A A5 W29
- M A A6 W26
- M A A7 U29
- M A A8 W25
- M A A9 U26
- M A A10 AG29
- M A A11 U27
- M A A12 T28
- M A A13 AK26
- M A A14 T26
- M A A15 T25

12 M\_A\_BS[2..0]

- M A BS0 AG26
- M A BS1 AG27
- M A BS2 T29

12 M\_A\_DM[7..0]

- M A DM0 E19
- M A DM1 D21
- M A DM2 K21
- M A DM3 F29
- M A DM4 AP28
- M A DM5 AV26
- M A DM6 AR22
- M A DM7 BC22
- M A DM8 MA\_DM8

DM, DQ & DQS on the same layer


12 M\_A\_DQS\_DP[7..0]

- M A DQS DP0 H19
- M A DQS DN0 G19
- M A DQS DP1 B22
- M A DQS DN1 A22
- M A DQS DP2 F23
- M A DQS DN2 E23
- M A DQS DP3 G27
- M A DQS DN3 F27
- M A DQS DP4 AP25
- M A DQS DN4 AP26

12 M\_A\_DQS\_DN[7..0]

- M A DQS DN0 AP26
- M A DQS DN1 AW27
- M A DQS DN2 AV27
- M A DQS DN3 AU22
- M A DQS DN4 AU22
- M A DQS DN5 BA21
- M A DQS DN6 AY21
- M A DQS DN7 L27
- M A DQS DN8 L26

- 12 M\_A\_CLK0 AE25
- 12 M\_A\_CLK#0 AE26
- 12 M\_A\_CLK1 AD26
- 12 M\_A\_CLK#1 AD27
- AB28
- AB29
- AB25
- AB26



12 M\_A\_ODT0 AK27

12 M\_A\_ODT1 AL26

12 M\_A\_CS#0 AH26

12 M\_A\_CS#1 AL29

12 M\_A\_RAS# AG24

12 M\_A\_CAS# AK29

12 M\_A\_WE# AH28



DM, DQ & DQS on the same layer

1 OP 10

- MA\_ADD0
- MA\_ADD1
- MA\_ADD2
- MA\_ADD3
- MA\_ADD4
- MA\_ADD5
- MA\_ADD6
- MA\_ADD7
- MA\_ADD8
- MA\_ADD9
- MA\_ADD10
- MA\_ADD11
- MA\_ADD12
- MA\_ADD13
- MA\_ADD14/MA\_BG1
- MA\_ADD15/MA\_ACT\_L

MA\_BANK0

- MA\_BANK1
- MA\_BANK2/MA\_BG0

MA\_DM0

- MA\_DM1
- MA\_DM2
- MA\_DM3
- MA\_DM4
- MA\_DM5
- MA\_DM6
- MA\_DM7
- MA\_DM8

MA\_DQS\_H0

- MA\_DQS\_L0
- MA\_DQS\_H1
- MA\_DQS\_L1
- MA\_DQS\_H2
- MA\_DQS\_L2
- MA\_DQS\_H3
- MA\_DQS\_L3
- MA\_DQS\_H4
- MA\_DQS\_L4
- MA\_DQS\_H5
- MA\_DQS\_L5
- MA\_DQS\_H6
- MA\_DQS\_L6
- MA\_DQS\_H7
- MA\_DQS\_L7
- MA\_DQS\_H8
- MA\_DQS\_L8

MA\_DATA0

- MA\_DATA1
- MA\_DATA2
- MA\_DATA3
- MA\_DATA4
- MA\_DATA5
- MA\_DATA6
- MA\_DATA7
- MA\_DATA8
- MA\_DATA9
- MA\_DATA10
- MA\_DATA11
- MA\_DATA12
- MA\_DATA13
- MA\_DATA14
- MA\_DATA15

MA\_DATA16

- MA\_DATA17
- MA\_DATA18
- MA\_DATA19
- MA\_DATA20
- MA\_DATA21
- MA\_DATA22
- MA\_DATA23
- MA\_DATA24
- MA\_DATA25
- MA\_DATA26
- MA\_DATA27
- MA\_DATA28
- MA\_DATA29
- MA\_DATA30
- MA\_DATA31

MA\_DATA32

- MA\_DATA33
- MA\_DATA34
- MA\_DATA35
- MA\_DATA36
- MA\_DATA37
- MA\_DATA38
- MA\_DATA39
- MA\_DATA40
- MA\_DATA41
- MA\_DATA42
- MA\_DATA43
- MA\_DATA44
- MA\_DATA45
- MA\_DATA46
- MA\_DATA47

MA\_DATA48

- MA\_DATA49
- MA\_DATA50
- MA\_DATA51
- MA\_DATA52
- MA\_DATA53
- MA\_DATA54
- MA\_DATA55
- MA\_DATA56
- MA\_DATA57
- MA\_DATA58
- MA\_DATA59
- MA\_DATA60
- MA\_DATA61
- MA\_DATA62
- MA\_DATA63

MA\_DATA64

- MA\_DATA65
- MA\_DATA66
- MA\_DATA67
- MA\_DATA68
- MA\_DATA69
- MA\_DATA70
- MA\_DATA71
- MA\_DATA72
- MA\_DATA73
- MA\_DATA74
- MA\_DATA75
- MA\_DATA76
- MA\_DATA77
- MA\_DATA78
- MA\_DATA79
- MA\_DATA80
- MA\_DATA81
- MA\_DATA82
- MA\_DATA83
- MA\_DATA84
- MA\_DATA85
- MA\_DATA86
- MA\_DATA87
- MA\_DATA88
- MA\_DATA89
- MA\_DATA90
- MA\_DATA91
- MA\_DATA92
- MA\_DATA93
- MA\_DATA94
- MA\_DATA95
- MA\_DATA96
- MA\_DATA97
- MA\_DATA98
- MA\_DATA99
- MA\_DATA100

MA\_DATA101

- MA\_DATA102
- MA\_DATA103
- MA\_DATA104
- MA\_DATA105
- MA\_DATA106
- MA\_DATA107
- MA\_DATA108
- MA\_DATA109
- MA\_DATA110
- MA\_DATA111
- MA\_DATA112
- MA\_DATA113
- MA\_DATA114
- MA\_DATA115
- MA\_DATA116
- MA\_DATA117
- MA\_DATA118
- MA\_DATA119
- MA\_DATA120

MA\_DATA121

- MA\_DATA122
- MA\_DATA123
- MA\_DATA124
- MA\_DATA125
- MA\_DATA126
- MA\_DATA127
- MA\_DATA128
- MA\_DATA129
- MA\_DATA130
- MA\_DATA131
- MA\_DATA132
- MA\_DATA133
- MA\_DATA134
- MA\_DATA135
- MA\_DATA136
- MA\_DATA137
- MA\_DATA138
- MA\_DATA139
- MA\_DATA140
- MA\_DATA141
- MA\_DATA142
- MA\_DATA143
- MA\_DATA144
- MA\_DATA145
- MA\_DATA146
- MA\_DATA147
- MA\_DATA148
- MA\_DATA149
- MA\_DATA150
- MA\_DATA151
- MA\_DATA152
- MA\_DATA153
- MA\_DATA154
- MA\_DATA155
- MA\_DATA156
- MA\_DATA157
- MA\_DATA158
- MA\_DATA159
- MA\_DATA160
- MA\_DATA161
- MA\_DATA162
- MA\_DATA163
- MA\_DATA164
- MA\_DATA165
- MA\_DATA166
- MA\_DATA167
- MA\_DATA168
- MA\_DATA169
- MA\_DATA170
- MA\_DATA171
- MA\_DATA172
- MA\_DATA173
- MA\_DATA174
- MA\_DATA175
- MA\_DATA176
- MA\_DATA177
- MA\_DATA178
- MA\_DATA179
- MA\_DATA180
- MA\_DATA181
- MA\_DATA182
- MA\_DATA183
- MA\_DATA184
- MA\_DATA185
- MA\_DATA186
- MA\_DATA187
- MA\_DATA188
- MA\_DATA189
- MA\_DATA190
- MA\_DATA191
- MA\_DATA192
- MA\_DATA193
- MA\_DATA194
- MA\_DATA195
- MA\_DATA196
- MA\_DATA197
- MA\_DATA198
- MA\_DATA199
- MA\_DATA200

MA\_DATA201

- MA\_DATA202
- MA\_DATA203
- MA\_DATA204
- MA\_DATA205
- MA\_DATA206
- MA\_DATA207
- MA\_DATA208
- MA\_DATA209
- MA\_DATA210
- MA\_DATA211
- MA\_DATA212
- MA\_DATA213
- MA\_DATA214
- MA\_DATA215
- MA\_DATA216
- MA\_DATA217
- MA\_DATA218
- MA\_DATA219
- MA\_DATA220

For a one DIMM configuration use either M0\_xx or M1\_xx for these two signal groups only. Must use the same (M0 or M1) group for both CS and ODT.


ECC support  
 MA\_CHECK0 K26  
 MA\_CHECK1 K28  
 MA\_CHECK2 N26  
 MA\_CHECK3 N28  
 MA\_CHECK4 J29  
 MA\_CHECK5 K25  
 MA\_CHECK6 L29  
 MA\_CHECK7 N25

CZL MUA 455.04201.M018

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: FP4 DDRIII CHA  
 Size A3 Document Number: Franky\_CZ/CZ-L Rev -3  
 Date: Tuesday, May 12, 2015 Sheet 5 of 105

DDR3





ADD, CMD, CTL, 40Ω  
 DQ, 50Ω  
 Misc. 40~60Ω  
 DDR CLK, 72Ω  
 DQS, 80Ω

Signal GRP	Signal			
Clocks	CLK			
Address	ADD	BANK		
Command	RAS_L	CAS_L	WE_L	
Control	CKE	ODT	CS_L	
Data	Data	CHECK	DM	DQS
Misc.	M_RESET_L	M_EVENT_L		










ADD and CLK on the sam layer



DM, DQ & DQS on the same layer



DM, DQ & DQS on the same layer



For one DIMM configuration use either M0\_xx or M1\_xx for these two signal groups only. Must use the same (M0 or M1) group for both CS and ODT.

CARRIZO4-L-GP  
 071.FUSIN.000U  
 CPU BOM CTRL

FP4 REV 0.93



CZL MUA 455.04201.M018

緯創資通 Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>FP4 DDRIII CHB</b>		
Size A3	Document Number <b>Franky_CZ/CZ-L</b>	Rev <b>-3</b>
Date: Tuesday, May 12, 2015	Sheet 6 of 105	